



<b>SUBMISSION OF PROPOSED DRAWING AMENDMENT FOR APPROVAL BY EXAMINER (37 CFR 1.121(a) or 37 CFR 1.121(b)(3)(ii))</b>					Docket No. <b>BUR920010207US1</b>	
In Re Application Of: <b>KERRY BERNSTEIN</b>						
Application No. <b>10/604,179</b>	Filing Date <b>06/30/2003</b>	Examiner <b>LIN, SUN J.</b>	Customer No. <b>024241</b>	Group Art Unit <b>2825</b>	Confirmation No. <b>1178</b>	
Invention: <b>METHODOLOGY FOR FIXING Qcrit AT DESIGN TIMING IMPACT</b>						
<p>Address to: Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450</p> <p>Attached please find:</p> <p style="text-align: right;"><i>(check applicable items)</i></p> <p><input type="checkbox"/> a sketch in permanent ink</p> <p><input checked="" type="checkbox"/> a copy of the original drawing(s) with red ink</p> <p>showing proposed changes to the drawing(s) in this application for which the approval of the examiner is requested.</p> <div style="display: flex; justify-content: space-between; margin-top: 50px;"><div style="width: 45%;"> _____ Signature <b>Richard A. Henkler, Reg. No. 39220</b> <b>IP Law Department, Mail Stop 972E</b> <b>IBM Corporation</b> <b>1000 River Street</b> <b>Essex Junction, VT 05452</b> <b>Telephone: 802-769-8585</b></div><div style="width: 45%; text-align: right;"><p>Dated: <u>12-17-04</u></p><div style="border: 1px solid black; padding: 5px; margin-top: 20px;"><p>I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to "Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450" [37 CFR 1.8(a)] on <u>12/17/2004</u> <u>703-872-9306</u></p><p style="text-align: center;">_____ Signature of Person Mailing Correspondence</p><p style="text-align: center;"><u>C. MUEHLER</u> Typed or Printed Name of Person Mailing Correspondence</p></div></div></div>						

Kerry Bernstein, et al.  
(RAH) BUR920010207US1  
1/4


10



**Figure 1** (Prior Art)

BUR920010207US1

2/4



## EXAMPLE OF LOGIC CIRCUIT

**Figure 2** (Prior Art)

```
Port:
  INPUT : A, B;
  OUTPUT: C
EndPort
Net:
  Net-1: pA, Xpa;
  Net-2: pB, Ypb;
  Net-3: Xpb, Ypa;
  Net-4: pC, Ypc;
EndNet;
```

## EXAMPLE OF NET LIST

**Figure 3** (Prior Art)